|
|
Articles
Instruction-Level Parallel Processing
1 Hewlett-Packard Laboratories, 1501 Page Mill Road, Palo Alto, CA 94303
The performance of microprocessors has increased steadily over the past 20 years at a rate of about 50% per year. This is the cumulative result of architectural improvements as well as increases in circuit speed. Moreover, this improvement has been obtained in a transparent fashion, that is, without requiring programmers to rethink their algorithms and programs, thereby enabling the tremendous proliferation of computers that we see today. To continue this performance growth, microprocessor designers have incorporated instruction-level parallelism (ILP) into new designs. ILP utilizes the parallel execution ofthe lowest level computer operations—adds, multiplies, loads, and so on—to increase performance transparently. The use of ILP promises to make possible, within the next few years, microprocessors whose performance is many times that of a CRAY-IS. This article provides an overview of ILP, with an emphasis on ILP architectures—superscalar, VLIW, and dataflow processors—and the compiler techniques necessary to make ILP work well.
THIS ARTICLE HAS BEEN CITED BY OTHER ARTICLES:
|
Science. ISSN 0036-8075 (print), 1095-9203 (online)
Magazine | News | Signaling | Careers | Multimedia | Collections | Help | Site Map | RSS
Subscribe | Feedback | Privacy / Legal | About Us | Advertise With Us | Contact Us
© 1991 American Association for the Advancement of Science. All Rights Reserved.
AAAS is a partner of HINARI, AGORA, PatientInform, CrossRef, and COUNTER.
You have reached the bottom of the page. Back to top